


Quick Reference


Lars Kamm, Jan Wendler




- La grandezza dello ALU definisce la grandezza di un Word
- RISC: Pochi comandi,

1 ARM CORTEX-M MEMORY ORGANIZATION

1.1 ARM Cortex-M Memory-Map




1.2 Vector-Table & Reset-Sequence (Processo di avvio)




Anomalia tensione
watchdog timer


1.3 Register-Set & Program Status Register



1.4 Alignment (Cortex-M => Bus indirizzi di 32 bit (4 byte))



1.5 Endianess (Cortex-M => Little-endian)



Endianess betrifft nur Zahlenformate die grösser als ein Byte sind (Halfword, Word, Doubleword).

Little-Endian: Least Significant Byte befindet sich an der tiefsten Adresse.

Big-Endian: Most Significant Byte befindet sich an der tiefsten Adresse.

1.6 Speichergrossen

Zur Angabe der Speicherkapazität als Anzahl von Bits, Bytes oder Codewörtern verwendet man in der Informatik in Anlehnung an die Physik die Bezeichnungen Kilo (K), Mega (M), Giga (G) und Tera (T). Diese beziehen sich auf das Binärzahlensystem:

$$1K = 2^{10} = 1'024$$

$$1M = 2^{20} = 1'024K = 1'048'576$$

$$1G = 2^{30} = 1'024M = 1'048'576K = 1'073'741'824$$

$$1T = 2^{40} = 1'024G = 1'048'576M = 1'073'741'824K = 1'099'511'627'776$$


Memory mapped

↳ Gemeinsamer Adressraum für I/O und Speicher

Isolierte Adressierung


↳ Separater Adressraum für I/O und Speicher

1.7 Speicherarten




1.8 Adressdekodierung


Modulo di memoria



Esempio $(22+2) + 8 = 32$
 $k + l = n$



$$k + l < n$$




(Chip = contenitore di memoria)


CS = Chip select (accensione chip)

2 KONTROLL- & SELEKTIONSSTRUKTUREN

2.1 Nassi Schneidermann Diagramme




2.2 Entscheidungen treffen



In Assembler-Sprache ist eine Entscheidung praktisch immer ein 2-stufiger Ablauf

- Benötigte Flags ermitteln**
Vergleich (**Compare**) vornehmen, indem zwei Werte voneinander subtrahiert werden. Bei der Differenzbildung ist das Resultat nicht wichtig, sondern nur dessen Eigenschaften (**Flags**).
- Zugehörige Sprünge ausführen**
Im zweiten Schritt werden mit den Flags bedingte Sprünge (**B{cond}**) ausgeführt

2.3 Umsetzung von C/C++ Strukturen *In questo esempio non viene eseguita l'inversione (caso speciale)*



Normalmente viene invertita la cond. per "saltare" subito.
visto che ora tramite break bisogna saltare proprio se 'if'

nei loop la condizione
non è invertita

3 ARM CORTEX-M0(+) INSTRUCTION-SET


3.1 Symbole & Appendix

Symbols	Meaning
R_d, R_m, R_n	represent 32-bit registers
$\{R_d\}$	if R_d is present R_d is destination, otherwise R_n
$\{S\}$	if S is present, instruction will set condition codes (Aggiornamento flags)
$\{cc\}$	optional logical condition, condition code suffix (EQ, NE, GT, LT, etc.)
$\#imm3$	any value in the range: 0...7
$\#imm5$	any value in the range: 0...31
$\#imm7$	any value in the range: 0..127
$\#imm8$	any value in the range: 0..255
$\#imm10$	any value in the range: 0..1023
$\#imm11$	any value in the range: 0..2047
label	any address within the ROM of the microcontroller; offset range relative to PC: B label -2 KB to +2 KB B<cc> label -256 bytes to +255 bytes BL label -16 MB to +16 MB (32-bit befehl)
$\{reglist\}$	List of registers, sequence is not relevant (Ogni bit della lista indica un registro)

Parentesi grosse: opzionali

3.2 Bedingte Ausführung & Code-Zusätze {cc} (Branches)


cc	Meaning	Flags (APSR) / Requirements	Binary	uint	int
EQ	Equal	Z = 1	0000	X ==	X ==
NE	Not equal	Z = 0	0001	X !=	X !=
CS or HS	Carry set, Unsigned ≥ carry OR borrow	C = 1	0010	X >=	
CC or LO	Carry clear, Unsigned < carry OR borrow	C = 0	0011	X <	
MI	Minus/negative	N = 1	0100		X -
PL	Positive or zero (non-negative)	N = 0	0101		X +
VS	Overflow	V = 1	0110		X
VC	No overflow	V = 0	0111		X
HI	Unsigned > ("Higher")	C = 1 && Z = 0	1000	X >	
LS	Unsigned ≤ ("Lower or Same")	C = 0 Z = 1	1001	X <=	
GE	Signed ≥ ("Greater than or Equal")	N = V	1010		X >=
LT	Signed < ("Less Than")	N ≠ V	1011		X <
GT	Signed > ("Greater Than")	Z = 0 && N = V	1100		X >
LE	Signed ≤ ("Less than or Equal")	Z = 1 N ≠ V	1101		X <=
AL	Always (unconditional)	any	1110		





ACHTUNG:
CMP ist eine Subtraktion (Borrow)
CMN ist eine Addition (Carry)

3.3 Pipelining

2-Stage Pipeline



3-Stage Pipeline



Bei Sprüngen muss die Pipeline "geleert" werden

(? Flag modificato)
logical shift left
logical shift right
Arithmetic Shift right
Rotate Shift right
Vorz. mantendo
Per signed val.


3.4 ARM Cortex-M0(+) Thumb Instruktionen

Group	Description	Syntax	Cycles	Flags	Instruction Code 16Bit
	Move Lo to Lo	MOV _S Rd, Rm	1	N Z C V	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
	Logical shift left by immediate	LSL _S Rd, Rm, #imm5	1	?	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
	Logical shift right by immediate	LSR _S Rd, Rm, #imm5	1	?	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
	Arithmetic shift right	ASR _S Rd, Rm, #imm5	1	?	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
	Add 3-bit immediate	ADD _S Rd, Rm, #imm3	1	?	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
	Add All registers Lo	ADD _S Rd, Rn, Rm	1	?	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
	Sub Lo and Lo	SUB _S Rd, Rn, Rm	1	?	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
	Sub 3-bit immediate	SUB _S Rd, Rn, #imm3	1	?	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
	Move 8-bit immediate	MOV _S Rd, #imm8	1	?	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
	Compare immediate	CMP _S Rn, #imm8	1	?	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
	Add 8-bit immediate	ADD _S Rd, #imm8	1	?	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
	Sub 8-bit immediate	SUB _S Rd, #imm8	1	?	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
	AND	AND _S Rd, Rm	1	?	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
	Exclusive OR	EOR _S Rd, Rm	1	?	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
	Logical shift left by register	LSL _R Rd, Rm	1	?	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
	Logical shift right by register	LSR _R Rd, Rm	1	?	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
	Arithmetic shift right by register	ASR _R Rd, Rm	1	?	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
	Add with carry	ADCS _S Rd, Rm	1	?	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
	Sub with carry	SBC _S Rd, Rm	1	?	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
	Rotate right by register	RORS _S Rd, Rm	1	?	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
	AND test	TST _S Rn, Rm	1	?	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
	Negate	RSBS _S Rd, Rm, #0	1	?	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
	Compare Lo to Lo	CMP _S Rn, Rm	1	?	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
	Compare Negative	CMN _S Rn, Rm	1	?	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
	Multiply	ORRS _S Rd, Rm	1	?	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
	Bit clear	MUL _S Rd, Rm	1 or 32 ⁽¹⁾	?	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
	Move NOT	BICS _S Rd, Rm	1	?	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
	Add Any to PC	MVNS _S Rd, Rm	1	?	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
	Add Any to Any	ADD _S PC, Rm	3	-	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
	Add address from SP and register	ADD _S Rd, Rm (AND Rd, Rd, #0)	1	-	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
	Compare Any to Any	ADD _S Rd, SP	1	-	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
	Move Any to PC	CMP _S Rn, Rm	1	?	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
	Branch With link and exchange	MOV _S Rd, Rm	2	-	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
	Load PC-relative	BX _S Rm	2	-	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
	Word, register offset	LDR _S Rd, <label>	2 or 1 ⁽²⁾	-	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
	Halfword, register offset	STR _S Rd, [Rn, Rm]	2 or 1 ⁽²⁾	-	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
	Byte, register offset	STRB _S Rd, [Rn, Rm]	2 or 1 ⁽²⁾	-	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
	Signed byte, register offset	LDRSB _S Rd, [Rn, Rm]	2 or 1 ⁽²⁾	-	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
	Word, register offset	LDR _S Rd, [Rn, Rm]	2 or 1 ⁽²⁾	-	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
	Halfword, register offset	LDRH _S Rd, [Rn, Rm]	2 or 1 ⁽²⁾	-	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
	Byte, register offset	LDRB _S Rd, [Rn, Rm]	2 or 1 ⁽²⁾	-	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
	Signed halfword, register offset	LDRSH _S Rd, [Rn, Rm]	2 or 1 ⁽²⁾	-	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

Load/store


{type}	Data type	Meaning
B	Unsigned 8-bit byte	0..4'294'967'295 or -2'147'483'648..+2'147'483'647
SB	Signed 8-bit byte	0..255
H	Unsigned 16-bit halfword	-128..+127
SH	Signed 16-bit halfword	0..65'535
		-32'768..32'767

Per store non importa pu il valore viene semplicemente tagliato



(1) Depends on multiplier implementation
(2) 2 if to AHB interface or SCS, 1 if to single-cycle I/O port.

(3) N is the number of elements in the list
(4) N is the number of elements in the list including PC or LR.



Completato con MSB

Instruction	OpCode	OpImm	OpRd	OpRn	OpImm5	OpImm8	OpRd
STR Rd, [Rn, #imm5]	2 or 1 ⁽⁴⁾	-	-	-	0 1 1 0 0	imm5	Rd
LDR Rd, [Rn, #imm5]	2 or 1 ⁽²⁾	-	-	-	0 1 1 0 0	imm5	Rd
STRB Rd, [Rn, #imm5]	2 or 1 ⁽²⁾	-	-	-	0 1 1 0 0	imm5	Rd
LDRB Rd, [Rn, #imm5]	2 or 1 ⁽²⁾	-	-	-	0 1 1 0 0	imm5	Rd
STRH Rd, [Rn, #imm5]	2 or 1 ⁽²⁾	-	-	-	0 1 1 0 0	imm5	Rd
LDRH Rd, [Rn, #imm5]	2 or 1 ⁽²⁾	-	-	-	0 1 1 0 0	imm5	Rd
STR Rd, [SP, #imm8]	2 or 1 ⁽²⁾	-	-	-	1 0 0 0 1	imm8	Rd
LDR Rd, [SP, #imm8]	2 or 1 ⁽²⁾	-	-	-	1 0 0 0 1	imm8	Rd
ADD Rd, SP, #imm8	1	-	-	-	1 0 0 0 1	imm8	Rd
ADD SP, #imm8	1	-	-	-	1 0 0 0 1	imm8	Rd
SXTB Rd, Rm	1	-	-	-	1 0 1 0 0	imm7	Rd
UXTB Rd, Rm	1	-	-	-	1 0 1 0 0	imm7	Rd
UXTB Rd, Rm	1	-	-	-	1 0 1 0 0	imm7	Rd
PUSH {<LoReglist>}	1+N ⁽⁴⁾	-	-	-	1 0 1 0 0	lo_register_list	Rd
PUSH {<LoReglist>, LR}	1+N ⁽³⁾	-	-	-	1 0 1 0 0	lo_register_list	Rd
CPSID i	1	-	-	-	1 0 1 0 0	lo_register_list	Rd
CPSID i	1	-	-	-	1 0 1 0 0	lo_register_list	Rd
REV16 Rd, Rm	1	-	-	-	1 0 1 0 0	lo_register_list	Rd
REVSH Rd, Rm	1	-	-	-	1 0 1 0 0	lo_register_list	Rd
POP {<LoReglist>}	1+N ⁽³⁾	-	-	-	1 0 1 0 0	lo_register_list	Rd
POP {<LoReglist>, PC}	3+N ⁽⁴⁾	-	-	-	1 0 1 0 0	lo_register_list	Rd
BKPT #imm5	- ⁽⁶⁾	-	-	-	1 0 1 0 0	imm8	Rd
SEV	1	-	-	-	1 0 1 0 0	imm8	Rd
WFE	2 ⁽⁷⁾	-	-	-	1 0 1 0 0	imm8	Rd
WFI	2 ⁽⁷⁾	-	-	-	1 0 1 0 0	imm8	Rd
YIELD	1 ⁽⁸⁾	-	-	-	1 0 1 0 0	imm8	Rd
NOP	1	-	-	-	1 0 1 0 0	imm8	Rd
STM Rn1, {<LoReglist>}	1+N ⁽³⁾	-	-	-	1 0 1 0 0	lo_register_list	Rd
LDM Rn1, {<LoReglist>}	1+N ⁽³⁾	-	-	-	1 0 1 0 0	lo_register_list	Rd
B-cc> <label>	1 or 2 ⁽⁵⁾	-	-	-	1 0 1 0 0	cond	Rd
SVC #<imm>	- ⁽⁶⁾	-	-	-	1 0 1 0 0	imm8	Rd
BL<label>	2	-	-	-	1 0 1 0 0	imm11	Rd
BL<label>	3	-	-	-	1 0 1 0 0	imm10	Rd
MRS Rd, <specreg>	3	-	-	-	1 0 1 0 0	imm11	Rd
MSR <specreg>, Rn	3	-	-	-	1 0 1 0 0	imm11	Rd
ISB	3	-	-	-	1 0 1 0 0	imm11	Rd
DMB	3	-	-	-	1 0 1 0 0	imm11	Rd
DSB	3	-	-	-	1 0 1 0 0	imm11	Rd


Mehrfache Datentransfers

- BL → salto all'indirizzo specificato e salva istruzione dopo attuale in LR (124) Per poter tornare indietro a fine s
- BX Rn → Salto all'indirizzo contenuto in un registro (solitamente LR)
- CMN → Viene usato quando il secondo termine è negativo (a == -s / a > -3)

Immediato verranno salvati su reg.

(5) 2 if taken, 1 if not-take
(6) Cycle count depends on processor and debug configuration.
(7) Excludes time spent waiting for an interrupt or event.
(8) Executes as NOP.

4 ZAHLENSYSTEME




4.1 Vorzeichenlose Zahlen

Dualcode (unsigned int)

$$W = \sum_{i=0}^{n-1} d_i \cdot 2^i$$

$d_{n-1} \quad d_{n-2} \quad \dots \quad d_2 \quad d_1 \quad d_0$

Relevante Flags: Zero, Carry/Borrow



Bereich
 $0 \dots 2^n - 1$


4.2 Vorzeichenbehaftete Zahlen

Zweierkomplement (signed int) → Comportamento ALU ⊕ unsigned

$$W = \left(\sum_{i=0}^{n-2} d_i \cdot 2^i \right) - d_{n-1} \cdot 2^{n-1}$$

$d_{n-1} \quad d_{n-2} \quad \dots \quad d_2 \quad d_1 \quad d_0$

Relevante Flag: Zero, Negativ, Overflow
MSB = 1



Bereich
 $-2^{n-1}, \dots, 2^{n-1} - 1$

4.3 Zweierkomplement-Negierung

Vorgehensweise:

- 1) Vorzeichenbehaftete Zahl in Binärcode darstellen
- 2) Alle Bits einzeln invertieren
- 3) Binäre Addition mit dem Wert +1
- 4) Resultat entspricht der negierten Vorzeichenbehaftete Zahl

Beispiel: $-3_{10} = 101_2$
Invertieren: 010_2
+1: 001_2


 011_2
=====

Resultat: $+3_{10}$

$$2^{-1} = 0,5 ; \quad 2^{-2} = 0,25 \quad 2^{-3} = 0,125 \quad , \quad 2^{-4} = 0,0625 ; \quad 2^{-5} = 0,03125$$

$$2^{-6} = 0,015625$$

$$d_n \cdot 2^n + d_{n-1} \cdot 2^{n-1} + \dots + d_0 \cdot 2^0$$



4.4 Festkomma-Zahlen

Bisogna correggere i numeri (Nearest) !

Dec. Bin.
Da 10 a 0b calcolare 1 passo in
nella parte dopo virgola e vedere se serve
rounding

Vorzeichenlose Fixed-Point-Zahlen

Allgemeine Formel (Dualcode als Basis)

$$W = \sum_{i=-m}^{n-1} d_i \cdot 2^i$$

$d_{n-1} d_{n-2} \dots d_1 d_0, d_{-1} d_{-2} d_{-m}$

Wertebereich: $0.0 \dots 2^n - 2^{-m}$

(Auflösung)
Schrittweite: $\Delta X = 2^{-m}$

Max. Diskretisierungsfehler: $\frac{\Delta X}{2} = 2^{-(m+1)}$
(Quantisierungsfehler)

4.5 IQ-Zahlenformate

Immer signed !

Integer/Quotient-Darstellung

Numero cifre decim. →
Signed Fixed-Point mit $n = I$ und $m = Q$.

$$W = -d_{I-1} \cdot 2^{I-1} + \sum_{j=0}^{I-2} d_j \cdot 2^j + \sum_{i=1}^Q d_{-i} \cdot 2^{-i}$$

$d_{I-1} d_{I-2} \dots d_1 d_0, d_{-1} d_{-2} d_{-Q}$

Werteb. $-2^{I-1} \dots 2^{I-1} - 2^{-Q}$

Vorzeichenbehaftete Fixed-Point-Zahlen

Allgemeine Formel (2er-Komplement als Basis)

$$W = \left(\sum_{i=-m}^{n-2} d_i \cdot 2^i \right) - d_{n-1} \cdot 2^{n-1}$$

$d_{n-1} d_{n-2} \dots d_1 d_0, d_{-1} d_{-2} d_{-m}$

Wertebereich: $-2^{n-1} \dots 2^{n-1} - 2^{-m}$

Schrittweite: $\Delta X = 2^{-m}$

Max. Diskretisierungsfehler: $\frac{\Delta X}{2} = 2^{-(m+1)}$

Integer/Quotient-Darstellung

Numero cifre decim. →
Signed Fixed-Point mit $n = I$ und $m = Q$.

$$W = -d_{I-1} \cdot 2^{I-1} + \sum_{j=0}^{I-2} d_j \cdot 2^j + \sum_{i=1}^Q d_{-i} \cdot 2^{-i}$$

$d_{I-1} d_{I-2} \dots d_1 d_0, d_{-1} d_{-2} d_{-Q}$

Werteb. $-2^{I-1} \dots 2^{I-1} - 2^{-Q}$

Fraktionale Zahlen (oder Spezialfall IQx)

$$W = -d_0 + \sum_{i=1}^Q d_{-i} \cdot 2^{-i}$$

$d_0, d_{-1} d_{-2} \dots d_{-Q}$

Wertebereich: $-1.0 \leq W \leq +1.0 - 2^{-Q}$

Vorzeichen: Koeffizient d_0

Genauigkeit: $2^{-(Q)}$

⊕ Overflow solo quando eseguo $-1 + -1$ (Weniger Aufwand)


4.6 Zahlenkreise

Addition: Zahlenvektoren hintereinander reihen (Anfang auf Ende)

$A+B$



Subtraktion: Zahlenvektoren stumpf gegeneinanderstellen (Ende auf Ende)



Unsigned Integer

Relevante Flags: Zero, Carry/Borrow



Zahlenvektoren immer Uhrzeigersinn

Signed Integer

(Primo bit 1) $(C_n \neq C_{n-1})$ (0...0)
Relevante Flags: Negative, Overflow, Zero

positiv → Zahlenvektor Uhrzeigersinn

negativ → Zahlenvektor Gegenuhrzeiger



■ = Correspondente carry nella sottrazione
(Comportamento invertito rispetto a ⊕)

$\begin{cases} 1 = \text{risultato} \geq 0 \\ 0 = \text{risultato} < 0 \end{cases}$ (il risultato è corretto)

Nella ruota **UNSIGNED** tutti i vettori vanno in senso orario

Nella ruota **SIGNED** i vettori ≥ 0 in senso orario, < 0 in senso antiorario (regola ⇒ rimane)

Carry

Addizione: se $C_n = 1 \rightarrow \text{Carry} = 1$

Sottrazione: se $C_n = 0 \rightarrow \text{Carry} = 1$
(Negato)


Bsp

$$0x2 - 0x8 \rightarrow \begin{array}{r} 0010 \\ - 1000 \\ \hline 1010 \end{array}$$

$\begin{matrix} Z = 0 \\ C = 0 \\ N = 1 \\ V = 1 \end{matrix}$

* Il compilatore aggiunge allo stack frame
LR e ulteriori registri per il calcolo, se necessario

5 SUBROUTINEN




* Addressazione salvata in LR

④ Se sono sullo stack, eliminare stack frame

* Regeln zum ARM Architecture Procedure Call Standard (AAPCS)

- Die Register **R0-R3** werden als Parameter verwendet.
- Weitere Parameter werden auf den **Stack** gelegt. (> 4 Parameter)
- Der **Rückgabewert** (≤32Bit) wird in Register **R0** übertragen.
- Ein **64Bit-Rückgabewert** wird in den Registern **R0** und **R1** übertragen.
- Funktionen müssen die Registerinhalte **R4-R11** während der Ausführung sichern und rekonstruieren.
- Die Register **R0-R3** und **R12** dürfen in der Subroutine ohne Sicherung verändert werden.
- Es wird stets ein **8-Byte Alignment** auf dem Stack eingehalten.



Tutti i parametri (≤32byte) vengono sempre passati come se fossero di 32 bit (int, float, double, etc.)


Register	Verwendungszweck	Scratch	Sichern
R0	Erster Funktionsparameter, Return-Wert (8-/16-/32-Bit)	Ja	
R1	Zweiter Funktionsparameter, Upper Word Return-Wert (64-Bit)	Ja	
R2, R3	Dritter und vierter Funktionsparameter	Ja	
R4-R7	Registervariablen (temporär)	Ja	Ja
R8-R11	Compilerabhängige Verwendung	Ja	Ja
R12	Funktionsinternes temporäres Speicherregister für Sprünge	Ja	
R13	Stack-Pointer (SP, Top-of-Stack)	Diese Register werden für spezielle Zwecke verwendet	
R14	Link Register (LR)		
R15	Programm Counter (PC)		

Bus HADDR é sempre 1 ciclo in anticipo rispetto a H...DATA (Address Fetching)

6 INTERRUPTS & EXCEPTIONS

6.1 Vector Fetch & Stacking

□ = Registeri salvati automaticamente



Fasi Interrupt

- Request:** (Arriva IRP)
- Stacking & Vector-Fetch:** Register auf Stack sichern und Sprung via Vektortabelle ausführen und Active Status setzen.
- ISR Handler:** Benutzercode ausführen und am Ende den Active Status zurücksetzen
- Unstacking:** Register wieder herstellen, Stack abbauen und Rücksprung mittels LR